A Comprehensive Framework for Fair and Efficient Benchmarking of Hardware Implementations of Lightweight Cryptography

Jens-Peter Kaps, Farnoud Farahmand, Kris Gaj

George Mason University, USA



William Diehl

Virginia Tech, USA



Michael Tempelmeier

Technische Universität München, Germany

Lehrstuhl für Sicherheit in der Informationstechnik

Technische Universität München

Ekawat Homsirikamol, Independent Researcher

CERG

Framework for Benchmarking of Hardware Implementations of LWC

#### Acknowledgements

 This work is partially supported by the Department of Commerce (NIST) Grant no. 70NANB18H219







CERG

Framework for Benchmarking of Hardware Implementations of LWC



#### Overview

- Introduction
- Proposed Hardware API for Lightweight Cryptography
- Development Package and Implementer's Guide
- Conclusions

CEAG



#### Introduction

- LWC HW API Team
- Previous Work





#### LWC HW API Team





CERG

#### **Previous Work**

- SHA-3 Contest (2007-2012)
  - $1^{st}$  attempt at defining hardware API by **CERG**.
  - High-speed implementations of all 14 Round 2 and 5 Round 3 candidates and SHA-2 using API.
  - Lightweight implementations of 13 Round 2 and 5 Round 3 candidates using LW API.
  - API not endorsed by NIST.
- CAESAR Contest (2013-2019)
  - Hardware API proposed by **CERG** and endorsed by CAESAR committee in May 2016.
  - Development Package v1 released in Jun. 2016.
  - Implementer's Guide published at the same time.
  - Development Package v2 (incl LWC support) released Dec. 2017.

# CAESAR (continued)

- Development Package
  - Non mandatory, not endorsed by CAESAR committee.
  - 32 out of 42 (76%) Round 2 implementations fully compliant with CAESAR HW API. All compliant used Development Package.
  - 23 out of 29 (79%) implementations of 15 Round 3 candidates were fully compliant. All compliant used Development Package.
  - Several LW implementations were also reported.
- CAESAR HW API and its endorsement had a major impact on fairness and comprehensiveness of HW benchmarking.
- Random Data Input (RDI) was added to facilitate benchmarking of implementations protected against Power Analysis.



### Proposed Hardware API for LWC

- Minimum Compliance Criteria
- Interface
- Communications Protocol
- Support for Side-channel Resistant Implementations





# Minimum Compliance Criteria (1)

- Authenticated encryption and decryption should be implemented within one LWC core.
  - If hashing is supported, an additional version for encryption, decryption, and hashing in one LWC core.
- Only one operation (enc/dec/hash) executed at a time.
- Key scheduling should be implemented in LWC core.
- LWC core should handle incomplete blocks.
  - Padding should be implemented in hardware.
- Decrypted plaintext blocks should be released immediately, before tag check.
  - Buffering handled by external HW or SW.

# Minimum Compliance Criteria (2)

- LWC core should support only inputs composed of full bytes.
- Use of external memory only for two-pass algorithms.
- The LWC core should have only one clock input and internal clock signal.
- Inputs that are not changed should not be passed to the output, e.g., Npub, AD.
- Permitted data bus width are 8, 16, and 32 bits.


# Minimum Compliance Criteria (3)

• LWC core should support following max sizes:


Single Pass		Two Pass	
2 <sup>16</sup> -1	Default	216-1	Default
2 <sup>32</sup> -1	CAESAR API	211-1	CAESAR API
2 <sup>50</sup> -1	NIST limit	2 <sup>50</sup> -1	NIST limit

- The size limit 2<sup>16</sup>-1 should be sufficient for the majority of applications.
- Implementers should make sure that the remaining size limits do not influence
  - Maximum clock frequency,
  - Throughput for long messages.

#### LWC Interface




#### LWC Interface for Two-Pass Algorithms



CERG


Framework for Benchmarking of Hardware Implementations of LWC

# Typical External Circuits – AXI4 IPs




CERG

# Typical External Circuits – FIFOs



# Input and Output of an LWC Core



- Npub Public Message Number: Nonce
- AD Associated Data

CERG


• Status: Success or Failure


#### Format of Secret Data Input

- All inputs start with an instruction.
- They are followed by segments.
- SDI has only one instruction and segment type.


### Format of Public Data Input for AEAD

- Encryption
  - (a) Public Data Input
  - (b) Data Output





- Decryption
  - (c) Public Data Input
  - (d) Data Output







# Format of Public Data Input for Hash

- One Segment
  - (a) Public Data Input
  - (b) Data Output




- Allowed for AD,
  Plaintext, Ciphertext,
  Hash Message
- (c) Public Data Input
- (d) Data Output






CERG




#### Format of Instruction/Status Word



#### • Word size w can be 8, 16, or 32

CERG

#### Format of Segment Header




CERG

Framework for Benchmarking of Hardware Implementations of LWC

#### Support for Side-channel Resistant Implementations

- Added Random Data Input (RDI) bus
- No header or instruction words, no segments
- Sets rdi\_ready, checks rdi\_valid and reads rw bits of random data.






#### Development Package and Implementer's Guide

- Block Diagram and Design Methodology
- Test Vector Generator and Universal Testbench
- Experimental Testing

#### **Block Diagram of LWC**



CERG

24/33


# **Development Package Source Code**

- PreProcessor
  - Parsing segment headers
  - Loading keys
  - Passing input blocks to CryptoCore
  - Keeping track of number of data bytes left to process

- PostProcessor
  - Clearing any portions of output words not belonging to ciphertext or plaintext
  - Generating the header for output data blocks
  - Generating the status block with results of authentication
- VHDL code of the PreProcessor, PostProcessor, and Header FIFO is provided in Development Package
- Development Packages supports bus widths of
  - Input width w vs internal width ccw:
  - *sw* = *w* (for *w* = 8, 16, 32)

External w	Internal ccw	
8	8	
16	16	
32	8, 16, 32	

# **Design Methodology**



CERG

# Dummy CryptoCore

• Example design of a lightweight dummy authenticated cipher

 $CT_{i} = PT_{i} \oplus i \oplus Key \oplus Npub \quad CT_{m} = \operatorname{Trunc} (PT_{m} \oplus i \oplus Key \oplus Npub, PT_{m})$   $PT_{i} = CT_{i} \oplus i \oplus Key \oplus Npub \quad PT_{m} = \operatorname{Trunc} (CT_{m} \oplus i \oplus Key \oplus Npub, CT_{m})$ for  $i = 1 \dots m - 1$   $n - 1 \qquad m - 1$   $Tag = Key \oplus Npub \oplus Len \oplus \bigoplus AD_{i} \oplus \operatorname{Pad} (AD_{n}) \oplus \bigoplus PT_{i} \oplus \operatorname{Pad} (PT_{m})$   $i = 1 \qquad i = 1$ 

• Example design of a lightweight dummy hash function

$$Hash\_Value = \bigoplus_{i=1}^{m-1} HASH\_MSG_i \oplus Pad(HASH\_MSG_m)$$

• Dummy CryptoCore supports cww=ccsw=8, 16, 32

#### Test Vector Generator and Universal Testbench


- *cryptotvgen* is a Python app that lets users easily generate test vectors for multiple test cases:
  - Single AD/Plaintext/Ciphertext/Hash Message block
  - Random inputs with custom selected sizes
  - Empty AD/Plaintext/Ciphertext/Hash Message
  - Various, randomly selected sizes of AD, Plaintext, Ciphertext, and Hash Message.
- Universal Testbench LWC\_TB

CERG


- supports any LWC core following the LWC HW API, and
- allows simulation of wait states on inputs.

# **Experimental Testing**


• UART based Framework



PYNQ based Framework



 Side-Channel Analysis Framework (FOBOS 2)







#### Conclusions



Framework for Benchmarking of Hardware Implementations of LWC

## Conclusions

- Complete Hardware API for lightweight cryptography including
  - Interface
  - Communications Protocol
- Comments from lwc-forum were incorporated.
- LWC Hardware API, Development Package, and Implementer's Guide publicly available since October 14<sup>th</sup>, 2019.
  - Validated with implementations, e.g., Gimli, COMET CHAM 128, SpoC, Spook, GIFT-COFB
- Design with LWC Hardware API supported through:
  - Detailed specification,
  - Universal testbench and test vector generation,
  - ProProcessor and PostProcessor in VHDL,
  - Dummy cipher core,
  - Availability of experimental testing platforms.

#### Recommendation

- We would like to kindly ask NIST for the endorsement of the proposed hardware benchmarking framework.
- We suggest that NIST should
  - Enforce the submission of hardware description language code compliant with the proposed API.
  - Set the deadline for submissions to middle of Round 2.
- We would be happy to
  - Provide technical support to any Round 2 submission team regarding the Development Package and its documentation.
  - Take responsibility for benchmarking compliant implementations using Xilinx and Intel FPGAs.



#### Questions? Comments? Suggestions?

# All resources available at https://cryptography.gmu.edu/athena



Framework for Benchmarking of Hardware Implementations of LWC