



#### **Comparing the Cost of Protecting Selected Lightweight Block Ciphers Against Differential Power Analysis in Low-Cost FPGA**

**William Diehl**, Abubakr Abdulgadir, Jens-Peter Kaps and Kris Gaj *ECE Department, George Mason University, Fairfax, Virginia, USA http://cryptography.gmu.edu* 12/11/2017

#### **Outline**

- Introduction
- Background
- Methodology
- Results
- Conclusion

# **Introduction**

#### **Introduction**

- Lightweight cryptography suitable for Internet of Things (IoT)
	- $\triangleright$  Small devices constrained by resources, power, energy
- CAESAR Competition
	- $\triangleright$  Lightweight authenticated ciphers in resource-constrained platforms
	- $\triangleright$  Evaluation of resistance to side-channel attack
- NIST Lightweight Cryptography Project
	- $\triangleright$  Evaluate algorithms based on physical, performance, security
- Side-channel attack
	- $\triangleright$  Measurement of physical phenomena used to recover sensitive information
	- Power analysis side-channel attack (e.g. Differential Power Analysis DPA)

#### **Introduction (cont'd)**

- Implement AES, SIMON, SPECK, PRESENT, LED & TWINE  $\triangleright$  Primitives for CAESAR Round 3 Candidate Authenticated Ciphers
- Show that ciphers vulnerable to DPA through t-test
- Protect against 1<sup>st</sup> order DPA with equivalent level of protection
- Verify protection against 1<sup>st</sup> DPA
- Compare costs of protection (area, throughput, power, energy)

#### **Contributions of this Research**

- Large-scale comparison of side-channel resistance and evaluation of countermeasures in lightweight block ciphers
	- Supports CAESAR Competition & NIST Lightweight Cryptography Project
	- Moderate speed/Moderate area optimization target (TP/A ratio)
- Validates Use-case of T-test leakage detection methodology in lieu of attack-based testing
	- Not feasible (at budget) through attack-based testing
- Quantification of effects of anti-optimization constraints in FPGA

**Background**

#### **Block Ciphers in this Research**



Block cipher versions match primitives used in CAESAR Round 3 Authenticated Cipher Candidates

#### **Block Ciphers in this Research (cont'd)**



#### **Differential Power Analysis**

- Look for correlations of a guessed sub key to intermediate values at a vulnerable point
	- Measure statistical outcomes of many power analyses
	- $\triangleright$  Test hypothesis outcomes to reveal presence of 0 or 1 in a single bit
- 1<sup>st</sup> order DPA: Examining statistical correlation of 1 intermediate bit $1,2$



University of Colorado "Side Channel Attacks"

#### **Countermeasure to DPA: Threshold Implementations<sup>1</sup>**

- Data separated into two or more "shares"
- To share function of degree *d*, *d*+1 shares are required (i.e., *z* = *xy* has algebraic degree 2, needs 3 shares)
- Secure in presence of glitches, but can be costly and complex
- Properties
	- *Non-completeness*. Every function is independent of at least one share of each of the input variables.
	- *Correctness*. The sum of the output shares gives the desired output.
	- *Uniformity*. Output distribution should preserve input distribution.

## **Leakage Detection using Welch's t-test<sup>1</sup>**

#### **Advantages**

Find leakage without attack Don't need power model

Don't need to know architecture

#### **Disadvantages**

Doesn't recover key Doesn't show difficulty of attack





$$
p = 2F(-4.5, v > 1000)
$$
  
< 0.00001

 $0.4$  $0.8$  $0.3$  $t = 1.8$  $F(t, v)$ <br>0.4  $\widetilde{\mathcal{H}}$ .2  $|t|=1.8$  $p/2$  $p/2$  $0.1$  $0.2$  $^{0-}_{8}$  $\frac{0}{8}$  $-2$ -6  $-4$  $\mathbf 0$  $\overline{2}$ 6 -6  $-4$  $-2$  $\mathbf 0$  $\overline{2}$ 6 (a) probability density function (b) cumulative distribution function

T. Schneider, A. Moradi, "Leakage Assessment Methodology – a clear roadmap for side-channel evaluations," 2015

Null hypothesis (H<sub>0</sub>): "Distributions  ${\sf Q}_{\rm 0}$  and  ${\sf Q}_{\rm 1}$  are not distinguishable."

#### If  $|t|$  > 4.5 we reject H<sub>0</sub> (with 99.999% probability) and conclude "Q<sub>0</sub> and Q<sub>1</sub> are distinguishable" (i.e., (some sort of) information leaks)

- 1 G. Goodwill, B. Jun, J. Jaffe and P. Rohatgi, "A testing methodology for side channel resistance validation," 2011.
- 2 T. Schneider and A. Moradi, "Leakage Assessment Methodology", 2016

#### **Leakage Assessment using t-test**

T-test fails; |t|>4.5; design leaks information

T-test does not fail;  $|t|$  < 4.5; leakage not detected



Measure of Effectiveness: "Leaks or doesn't leak"

# **Methodology**

#### **Approach**

- Start with unprotected full-width datapath, basic iterative architectures<sup>1</sup>  $\triangleright$  Optimization target: TP/A ratio
- Perform t-tests on unprotected ciphers using FOBOS test bench
- Protected with maximum of 3-share Threshold Implementation  $\triangleright$  If full-width/basic-iterative not feasible, change architecture
- Retest w/FOBOS; verify resistance to 1<sup>st</sup> order DPA
- Benchmark in FPGA, compare in terms of area, throughput, throughput-to-area (TP/A), power, energy-bit
	- $\triangleright$  Ensure comparison of analogous architectures

#### **Flexible Open-source workBench fOr Side-channel analysis (FOBOS)**

Agilent Technologies DSO6054A Oscilloscope, Instek SFG-2120 20 MHz Function Generator, Agilent E3620A DC power supply



Control Board (Diligent Nexys 2), Victim Board (Spartan 3 FPGA), connected by custom PCB





Additional detail available at https://cryptography.gmu.edu/fobos/<br>
16

#### **Protection of AES<sup>1-4</sup>**

- Hybrid 2- / 3-share protection
- S -Box protected using Tower Fields
	- $\triangleright$  GF(2<sup>8</sup>) -> GF(2<sup>4</sup>) -> GF(2<sup>2</sup>)
	- > However, single 8-bit S-Box very costly
	- Cannot get full -width/basic iterative AES
- 8 -bit, 5 -stage pipelined AES
- One 3-share TI-protected S-Box
	- > 17 cycles/round -> 175 cycles/block
	- 40 random bits/cycle
	- $\triangleright$  Externally-supplied randomness
- 1 D. Canright and L. Batina, "A Very Compact 'Perfectly Masked' S -Box for AES, 2008
- 2 K. Gaj and P. Chodowiec, "FPGA and ASIC Implementations of AES," 2009
- 3 B. Bilgin, B. Gierlichs, S. Nikova, V. Nikov and V. Rijmen, "A More Efficient AES Threshold Implementation," 2014
- 4 A. Moradi, A. Poschmann, S. Ling, C. Paar and H. Wang, "Pushing the Limits: A Very Compact and a Threshold Implementation of AES," 2011



#### **Protection of SPECK**

- Addition modulo 2<sup>48</sup>
	- $\triangleright$  Boolean-to-Arithmetic masking
	- $\triangleright$  Pure Boolean approach
- Kogge-Stone Adder<sup>1,2</sup>
	- ▶ Recursive Generate/Propagate
	- $\triangleright$   $[log_2 k] + 1$  stages (k = 48 bits)
	- $\geq$  273 random bits for 2<sup>48</sup> adder
- Basic-iterative arch fails t-test  $\triangleright$  Likely because of glitches
- 8-cycle / round protection
	- $\geq$  34 random bits / cycle



1 - T. Schneider, A. Moradi and T. Güneysu, "Arithmetic Addition over Boolean Masking," 2015

1 - I. Schneider, A. Moradi and T. Guneysu, "Arithmetic Addition over Boolean Masking," 2015<br>2 - P. Kogge and H. Stone, "A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations," 1973

#### **Protection of SIMON, PRESENT, LED and TWINE**

**SIMON** 

- Simplest 3-share TI protection<sup>1</sup>
- 1 2-input 48-bit AND gate
- Uniformity satisfied by inclusion of round keys

PRESENT & LED TWINE

- 4-bit S-Box of degree 3
- Decomposed into two quadratic functions2,3
- Permutations no refresh randomness required



- 4-bit S-Box of degree 3
- $x^{14} \equiv x^{-1}$  in GF(24)
- Refresh randomness required



#### Successful full-width datapaths with basic iterative architectures for protected versions

- 1 A. Shahverdi, M. Taha and T. Eisenbarth, "Lightweight Side Channel Resistance: Threshold Implementations of Simon," 2017
- 2 A. Poschmann, A. Moradi, K. Khoo, C. Lim, H. Wang and S. Ling, "Side-Channel Resistant Crypto for Less than 2,300 GE," 2011
- 3 S. Kutzner, P. Nguyen, A. Poschmann and H. Wang, "On 3-Share Threshold Implementations for 4-Bit S-boxes," 2013

# **Results**

#### **T -tests on AES**

- 2000 "Fixed-versus-random" FOBOS traces, 20,000 samples per trace
	- > Samples (time-domain) on xaxis
	- $\triangleright$  T-value on y-axis (lines show  $\pm 4.5$
- Ext. Frequency Generator @ 500 KHz
- Full-width, basic-iterative architecture cannot be protected
- Full -width with Boolean Masking fails t -test



#### Full-width basic-iterative architecture



Full-width with Boolean masking





5-stage pipelined (protected)  $2<sup>1</sup>$ 

#### **T -tests on SPECK**

- Full-width with basic-iterative architecture (upper right) fails t test
- Likely due to glitches
- 8-cycle applying random bits to 1<sup>st</sup> stage of Kogge-Stone adder only (48 bits) fails t -test
	- Fails uniformity property



Full-width multi-cycle (6 rnd bits/cycle) Full-width multi-cycle (34 rnd bits/cycle)

#### **T-tests on Remaining Ciphers**



Successful full-width datapaths with basic iterative architectures for protected versions 23

## **Benchmarking of Unprotected Ciphers**

- Results shown for Virtex-7 FPGA
- Smallest (LUTs)
	- $\triangleright$  TWINE
	- $\triangleright$  PRESENT
	- $\triangleright$  SPECK (Basic Iterative)
- Highest Throughput (Mbps)
	- $\triangleright$  AES (Basic Iterative)
	- $\triangleright$  SPECK (Basic Iterative)
	- $\triangleright$  SIMON
- Highest TP/A ratio (Mbps/LUT)
	- $\triangleright$  TWINE
	- $\triangleright$  SPECK (Basic Iterative)
	- $\triangleright$  PRESENT



## **Benchmarking of Protected Ciphers**

• Smallest (LUTs) AES (Basic Iterative) SPECK (Basic Iterative)  $\triangleright$  PRESENT 1200 **SIMON**  $\triangleright$  SIMON LED PRESENT 1000 TWINE • Highest Throughput (Mbps)  $\sim$ SIMON 4.8 $x$  $\triangleright$  SIMON Throughput (Mbps) 800  $\triangleright$  PRESENT  $\triangleright$  TWINE 600 • Highest TP/A ratio (Mbps/LUT)  $\triangleright$  SIMON **TED** A PRESENT 9.8x 400 **TWINE 22.7x**  $\triangleright$  PRESENT  $\triangleright$  TWINE AES(Pipelined) LED 6.0x 200 • Area growth: **4.3x** SPECK (Multi-cycle) 5.8x SPECK (Multi-cycle) AES(Pipelined) 7.9x • TP reduction: **2.2x** 0 • TP/A reduction: **9.5x**  $\mathbf 0$ 500 1000 1500 2000 2500 3000 Area (LUTs)

#### **Comparison of Power & Energy**



Unprotected Protected Mean: **1.6x** increase 26

#### **Cost of Anti-optimization Constraints**

- Keep HIERARCHY and Keep SIGNAL
- Supports algorithmic DPA protection, but cost in area & throughput

Change in BEL distribution in **SIMON** due to KEEP Constraint Change in BEL distribution in **SPECK** due to KEEP Constraint



Change in area, throughput, and throughput-to-area ratio in Virtex-7 and Spartan-3E FPGAs due to KEEP Constraints





#### **Conclusions**

- All unprotected cipher implementations vulnerable to DPA
- Achieved versions of all 6 ciphers protected against 1<sup>st</sup> order DPA ▶ SIMON, PRESENT, LED, TWINE full-width, basic-iterative architectures
	- AES protected using 8-bit pipelined, SPECK with full-width multi-cycle
- PRESENT, SIMON, LED smallest protected ciphers
- SIMON, PRESENT, TWINE highest Throughput, TP/A Ratios
- SIMON lowest power, PRESENT lowest energy-per-bit
- SIMON lowest relative reduction in TP/A, TWINE largest reduction
- 20% reduction in TP/A ratios due to FPGA anti-optimization constraints

# **Questions?**