C vs. VHDL: Benchmarking CAESAR Candidates Using High-Level Synthesis and Register-Transfer Level **Methodologies**

Ekawat Homsirikamol, William Diehl, Ahmed Ferozpuri, **Farnoud Farahmand,** and Kris Gaj **George Mason University USA**

http:/cryptography.gmu.edu https://cryptography.gmu.edu/athena

Primary High-Level Synthesis (HLS) Support for This Project

Ekawat Homsirikamol a.k.a "Ice"

Working on the PhD Thesis entitled "A New Approach to the Development of Cryptographic Standards Based on the Use of High-Level Synthesis Tools"

Register-Transfer Level (RTL) Designs provided by

Ahmed Will Farnoud "Ice"

Ferozpuri Diehl Farahmand Homsirikamol

PAEQ PRIMATEs-APE PRIMATEs-GIBBON PRIMATEs-HANUMAN

Minalpher POET SCREAM

AES-COPA CLOC

AES-GCM, ASCON, Deoxys, ICEPOLE, Joltik, Keyak, OCB

Cryptographic Standard Contests

Evaluation Criteria

Traditional Development & Benchmarking Flow

Extended Traditional Development & Benchmarking Flow

Remaining Difficulties of Hardware Benchmarking

- **Large number of candidates**
- **Long time necessary to develop and verify RTL (Register-Transfer Level) Hardware Description Language (HDL) codes**
- **Multiple variants of algorithms (e.g., multiple key, nonce, and tag sizes)**
- **High-speed vs. lightweight algorithms**
- **Multiple hardware architectures**
- **Dependence on skills of designers**

High-Level Synthesis (HLS)

Cinderella Story: Vivado HLS

AutoESL Design Technologies, Inc. (25 employees) Flagship product:

AutoPilot, translating **C/C++/System C** to **VHDL or Verilog**

- **Acquired by the biggest FPGA company, Xilinx Inc., in 2011**
- **AutoPilot integrated into the primary Xilinx toolset, Vivado, as Vivado HLS, released in 2012**

 "High-Level Synthesis for the Masses"

Our Hypotheses

- **Ranking of candidate algorithms in cryptographic contests in terms of their performance in modern FPGAs & All-Programmable SoCs will remain the same independently whether the HDL implementations are** *developed manually* **or** *generated automatically* **using High-Level Synthesis tools**
- **The development time will be reduced by at least an order of magnitude**

Potential Additional Benefits

Early feedback for designers of cryptographic algorithms

- **Typical design process based only on security analysis and software benchmarking**
- **Lack of immediate feedback on hardware performance**
- **Common unpleasant surprises, e.g.,**
	- § **Mars in the AES Contest**
	- § **BMW, ECHO, and SIMD in the SHA-3 Contest**

Proposed HLS-Based Development and Benchmarking Flow

Examples of Source Code Modifications

Unrolling of loops:

```
for (i = 0; i < 4; i +)#pragma HLS UNROLL 
     for (j = 0; j < 4; j + 1)#pragma HLS UNROLL 
         b[i][j] = s[i][j];
```
Flattening function's hierarchy:

```
void KeyUpdate (word8 k[4][4], 
                    word8 round) 
{ 
  #pragma HLS INLINE 
          ... 
}
```
Function Reuse:

```
(b) After modification
// (a) Before modification
                                          for(round=0; round<NB_ROUNDS; ++
  for(round=0; round<NB_ROUNDS;
                                               round)
       round)
  ſ
                                            if (round == NB ROUNDS-1)if (round == NB ROUNDS-1)x = 1;
      single round (state, 1);
                                            else
    else
                                              x = 0single\_round(\text{state}, 0);single\_round(\text{state}, x);}
```
Our Test Case

- **13 Round 1 CAESAR candidates + current standard AES-GCM (2 more in progress)**
- **Basic iterative architecture**
- **GMU AEAD Hardware API**
- **Key scheduling and padding done in hardware**
- **Implementations developed in parallel using RTL and HLS methodology**
- **Starting point: Informal specifications and reference software implementations in C provided by the algorithm authors**
- **Post P&R results generated for**
	- **Xilinx Virtex 6 using Xilinx ISE + ATHENa, and**
	- **Virtex 7 and Zynq 7000 using Xilinx Vivado with 25 default option optimization strategies**
- **No use of BRAMs or DSP Units in AEAD Core**

Parameters of Authenticated Ciphers

Parameters of Authenticated Ciphers

AEAD Interface

Parameters of Ciphers & GMU Implementations

Parameters of Ciphers & GMU Implementations

Datapath vs. Control Unit

Determines

- **Area**
- **Clock Frequency**

Determines

• **Number of clock cycles**

Encountered Problems

Control Unit suboptimal

- **Difficulty in inferring an overlap between completing the last round and reading the next input block**
- **One additional clock cycle used for initialization of the state at the beginning of each round**
- **The formulas for throughput:**

HLS: Throughput = Block_size / $((\#Rounds + 2) * T_{C|K})$

RTL: Throughput = Block_size / (#Rounds+C * T_{CLK}) **C=0, 1 depending on the algorithm**

RTL vs. HLS Clock Frequency in Virtex 7

RTL vs. HLS Throughput in Virtex 7

RTL vs. HLS Ratios in Virtex 7

Clock Frequency Throughput

RTL vs. HLS #LUTs in Virtex 7

RTL vs. HLS Throughput/#LUTs in Virtex 7

RTL vs. HLS Ratios in Virtex 7

#LUTs Throughput/#LUTs

Throughput vs. LUTs in Virtex 7

RTL

HLS

RTL vs. HLS Throughput

RTL vs. HLS #LUTs

RTL vs. HLS Throughput/#LUTs

ATHENa Database of Results for Authenticated Ciphers

• **Available at**

http://cryptography.gmu.edu/athena

- **Developed by John Pham, a Master's-level student of Jens-Peter Kaps**
- **Results can be entered by designers themselves. If you would like to do that, please contact us regarding an account.**
- **The ATHENa Option Optimization Tool supports automatic generation of results suitable for uploading to the database**

Ranking View (1)

Ranking View (2)

Compare Selected

Show $25 \div$ entries

Details of Result ID 97

Comparison of Result #s 95 and 97

Comparison of Result #s 95 and 97

Algorithm

Conclusions

- **High-level synthesis offers a potential to facilitate hardware benchmarking during the design of cryptographic algorithms and at the early stages of cryptographic contests**
- **Case study based on 13 Round 1 CAESAR candidates & AES-GCM demonstrated correct ranking for majority of candidates using all major performance metrics**
- **More research & development needed to overcome remaining difficulties**
	- **Suboptimal control unit of HLS implementations**
	- **Wide range of RTL to HLS performance metric ratios**
	- **A few potentially suboptimal HLS or RTL implementations**
	- **Efficient and reliable generation of HLS-ready C codes**

Thank you!

Comments?

Questions?

Suggestions?

ATHENa: http:/cryptography.gmu.edu/athena CERG: http://cryptography.gmu.edu