Fair and Efficient Hardware Benchmarking of Candidates in Cryptographic Contests



Kris Gaj CERG George Mason University

Partially supported by NSF under grant no. 1314540

Designs & results for this talk contributed by





"Ice" Homsirikamol Farnoud Farahmand



Ahmed Ferozpuri



Will Diehl




Marcin Rogawski




Panasayya Yalla


Cryptographic Standard Contests



Evaluation Criteria in Cryptographic Contests




AES Contest 1997-2000 Final Round




Hardware results matter!

Throughput vs. Area Normalized to Results for SHA-256 and Averaged over 11 FPGA Families – 256-bit variants



SHA-3 finalists in high-performance FPGA families



FPGA Evaluations – From AES to SHA-3

	AES	eSTREAM	SHA-3		
	Design				
Primary optimization target	Throughput	Area Throughput/	Throughput/ Area		
		Area			
Multiple architectures	No	Yes	Yes		
Embedded resources	No	No	Yes		
Benchmarking					
Multiple FPGA families	Νο	Νο	Yes		
Specialized tools	No	No	Yes		
Experimental results	Νο	No	Yes		
Reproducibility					
Availability of source codes	Νο	No	Yes		
Database of results	Νο	No	Yes		

Hardware Benchmarking in Cryptographic Contests

- Focus on ranking, rather than absolute values
- Only relatively large differences (>20-30%) matter
- Winner in use for the next 20-30 years, implemented using technologies not in existence today
- Very **wide range of** possible **applications**, and as a result performance and cost targets
- Large number of candidates
- Limited time for evaluation
- Results are final

Number of Candidates in Cryptographic Contests

	Initial number of candidates	Implemented in hardware	Percentage
AES	15	5	33.3%
eSTREAM	34	8	23.5%
SHA-3	51	14	27.5%

CAESAR Competition

Goal: Portfolio of new-generation authenticated ciphers
First-round submissions: March 15, 2014
Announcement of final portfolio: TBD
Organizer: An informal committee of leading cryptographic experts

Number of candidate families:

Round 1: 57 Round 2: 29 Round 3: 15

Two Possible Approaches

Better Manual Register Transfer Level

Automated High-Level Synthesis

Manual Register-Transfer Level Approach

New in CAESAR Hardware Benchmarking

CAESAR Committee:

- 1) Design teams asked to submit their own Verilog/VHDL code
- 2) Three Use Cases corresponding to different applications and different optimization targets


GMU Benchmarking Team:

- 1) Standard hardware **Application Programming Interface (API)**
- Comprehensive Implementer's Guide and Development Packages, including VHDL and Python code common for all candidates

CAESAR Hardware API


Minimum Compliance Criteria

- Encryption, decryption, key scheduling ٠
- Padding •
- Maximum size of message & AD ٠
- Permitted data port widths, etc. ٠




Interface

Communication Protocol



Timing Characteristics

(b)



CAESAR Hardware API vs. GMU Development Package

CAESAR Hardware API:


- 1) Approved by the CAESAR Committee in May 2016, stable
- 2) Necessary for fairness and compatibility

3) Obligatory

GMU Development Package:

First version published in May 2016, constantly evolving
 Recommended in order to reduce the development time
 Totally optional

Top-level block diagram of a High-Speed architecture




Development Package

- a. VHDL code of a generic PreProcessor, PostProcessor, and CMD FIFO, common for all CAESAR Candidates (src_rtl)
- b. Universal testbench common for all CAESAR candidates (AEAD_TB)
- c. Python app used to automatically generate test vectors (aeadtvgen)
- d. Reference implementations of Dummy authenticated ciphers (dummyN)

To be extended with support for lightweight implementations in June 2017

The API Compliant Code Development



Round 2 VHDL/Verilog Submitters

- 1. CCRG NTU (Nanyang Technological University) Singapore ACORN, AEGIS, JAMBU, & MORUS
- 2. CLOC-SILC Team, Japan CLOC & SILC
- 3. Ketje-Keyak Team Ketje & Keyak
- 4. Lab Hubert Curien, St. Etienne, France ELmD & TriviA-ck
- 5. Axel Y. Poschmann and Marc Stöttinger Deoxys & Joltik
- 6. NEC Japan AES-OTR
- 7. IAIK TU Graz, Austria Ascon
- 8. DS Radboud University Nijmegen, Netherlands HS1-SIV
- 9. IIS ETH Zurich, Switzerland NORX
- 10. Pi-Cipher Team Pi-Cipher
- 11. EmSec RUB, Germany POET
- 12. CG UCL, INRIA SCREAM
- 13. Shanghai Jiao Tong University, China SHELL

Total: 19 Candidate Families

Round 2 VHDL Submitters – GMU Team



"Ice" Homsirikamol AES-GCM, AEZ, Ascon, Deoxys, HS1-SIV, ICEPOLE, Joltik, NORX, OCB, PAEQ, Pi-Cipher, STRIBOB



Will Diehl Minalpher OMD POET SCREAM



Ahmed Ferozpuri PRIMATEs-GIBBON & HANUMAN, PAEQ



Farnoud Farahmand AES-COPA CLOC



Mike X. Lyons TriviA-ck


Total: 19 Candidate Families + AES-GCM

CAESAR Round 2 Statistics

- 75 unique designs
- Covering the majority of primary variants of
 28 out of 29 Round 2 Candidate Families (all except Tiaoxin)
- High-speed implementation of **AES-GCM** (baseline)

The biggest and the earliest hardware benchmarking effort in the history of cryptographic competitions

RTL Benchmarking



Generation of Results Facilitated by ATHENa



ATHENa – Automated Tool for Hardware EvaluatioN



- Open-source
- Written in Perl
- Developed 2009-2012
- FPL Community Award 2010
- Automated search for optimal
 - Options of tools
 - Target frequency
 - Starting placement point
- Supporting Xilinx ISE, Altera Quartus

No support for Xilinx Vivado


Extension of ATHENa to Vivado: Minerva

- Programming language: Python
- Target synthesis and implementation tool: Xilinx Vivado Design Suite
- Supported FPGA families: All Xilinx 7 series and beyond
- Optimization criteria:
 - 1. Maximum frequency
 - 2. Frequency/#LUTs
 - 3. Frequency/#Slices




Expected release – July 2017

Relative Improvement of Results (Throughput/Area) by Using Minerva: Virtex 7, Round 2 CAESAR Candidates




Ratios of results obtained using Minerva vs. binary search

Relative Throughput/Area in Virtex 6 vs. AES-GCM



Throughput/Area of AES-GCM = 1.020 (Mbit/s)/LUTs

Relative Throughput in Virtex 6 Ratio of a given Cipher Throughput/Throughput of AES-GCM



Throughput of AES-GCM = 3239 Mbit/s

ATHENa Database of Results

- Available at http://cryptography.gmu.edu/athena
- Developed by John Pham, a Master's-level student of Jens-Peter Kaps as a part of the SHA-3 Hardware Benchmarking project, 2010-2012, (sponsored by NIST)
- In June 2015 extended to support Authenticated Ciphers

Extension to support Round 3 Use Cases and ranking of candidate variants - Summer 2017

Number of Candidates in Cryptographic Contests


	Initial number of candidates	Implemented in hardware	Percentage
AES	15	5	33.3%
eSTREAM	34	8	23.5%
SHA-3	51	14	27.5%
CAESAR	57	28	49.1%

Remaining Problems

- Different skills of designers
- Different amount of time and effort
- Misunderstandings regarding Hardware API
- Requests for extending the deadline or disregarding ALL results

High-Level Synthesis Approach

Potential Solution: High-Level Synthesis (HLS)



Case for High-Level Synthesis & Crypto Contests

- Each submission includes **reference implementation in C**
- Development time potentially decreased several times
- All candidates can be implemented by the same group, and even the same designer
- Results from High-Level Synthesis could have a large impact in early stages of the competitions and help narrow down the search
- **RTL code and results from previous contests** form excellent benchmarks for High-Level Synthesis tools, which can generate fast progress targeting cryptographic applications

Potential Additional Benefits

BEFORE: Early feedback for designers of algorithms

- Typical design process based only on security analysis and software benchmarking
- Lack of immediate feedback on hardware performance
- Common unpleasant surprises, e.g.,
 - Mars in the AES Contest
 - BMW, ECHO, and SIMD in the SHA-3 Contest

DURING: Faster design space exploration

- Multiple hardware architectures (folded, unrolled, pipelined, etc.)
- Multiple variants of the same algorithms (e.g., key, nonce, tag size)
- Detecting suboptimal manual designs

Our Hypotheses

- Ranking of candidates in cryptographic contests in terms of their performance in modern FPGAs will remain the same independently whether the HDL implementations are *developed manually* or *generated automatically* using High-Level Synthesis tools
- The **development time** will be **reduced** by a factor of **3 to 10**
- This hypothesis **should apply to** at least
 - AES Contest, SHA-3 Contest, CAESAR Contest
 - possibly Post-quantum Cryptography?

In-Use Tools supporting C, C++, Extended C

Commercial:

- Vivado HLS: Xilinx
- CHC: Altium; CoDeveloper: Impulse Accelerated; Cynthesizer: FORTE; eXCite: Y Explorations; ROCCC: Jacquard Comp.
- Catapult-C: Calypto Design Systems; CtoS: Cadence; DK Design Suite: Mentor Graphics; Synphony C: Synopsys

Academic:

- Bambu: Politecnico di Milano, Italy
- DWARV: Delft University of Technology, The Netherlands
- GAUT: Universite de Bretagne-Sud, France
- LegUp: University of Toronto, Canada


Our Choice of the HLS Tool: Vivado HLS

- Integrated into the primary Xilinx toolset, Vivado, and released in 2012
- Free (or almost free) licenses for academic institutions
- Good documentation and user support
- The largest number of **performance optimizations**
- On average the **highest clock frequency** of the generated code

Licensing Limitations of Vivado HLS

- 1. Designers are not allowed to target devices of other FPGA vendors (e.g., Altera)
- 2. Designers are not allowed to target ASICs
- 3. Results cannot be compared with results obtained using other HLS tools


Our Approach: Language Partitioning



Transformation to HLS-ready C/C++ Code

- 1. Addition of HLS Tool directives (pragmas)
- 2. Hardware-driven code refactoring
- 3. Mapping software to hardware API

Code Refactoring – High-Level



Use of pragmas possible but unreliable

Code Refactoring: Low-Level

Single vs. Multiple Function Calls:


```
// (a) Before modification
for(round=0; round<NB_ROUNDS; ++
    round)
{
    if (round == NB_ROUNDS-1)
        single_round(state, 1);
        else
            single_round(state, 0);
}</pre>
```

```
// (b) After modification
for(round=0; round<NB_ROUNDS; ++
    round)
{
    if (round == NB_ROUNDS-1)
        x = 1;
    else
        x = 0;
        single_round(state, x);
}</pre>
```

Sources of Productivity Gains

- Higher-level of abstraction
- Focus on datapath rather than control logic
- Debugging in software (C/C++)
 - Faster run time
 - No timing waveforms





GMU Case Studies


- 5 Final SHA_3 Candidates Applied Reconfigurable Computing, ARC 2015, Bochum [paper + presentation]
- 18 Round 2 CAESAR Candidates + AES-GCM Directions in Authenticated Ciphers, DIAC 2016, Nagoya, Japan [presentation only]
- 15 Round 3 CAESAR Candidates + AES-GCM (all Round 3 families except Keyak and AEZ) [this talk]

Ending Point for Optimization Target: Basic Iterative Architecture


- Initial #cycles_per_block: thousands
- Expected #cycles_per_block: **#rounds +** ϵ , $\epsilon = 0-2$
- Examples of results achieved for Round 3 Candidates:
- #rounds + 2 : AES-GCM, AES-OTR, Ascon, COLM, Deoxys, JAMBU-AES, NORX, OCB, SILC-AES

No need for the RTL implementation or timing analysis before HLS implementation

RTL vs. HLS Ratios for Throughput/Area in Virtex 6



RTL vs. HLS Throughput/Area [(Mbits/s)/LUTs]



Conclusions

Accuracy:

 Good (but not perfect) correlation between algorithm rankings using RTL and HLS approaches

Efficiency:

- Changes in the reference code (code refactoring) needed to infer the desired architecture, and thus #cycles_per_block
- **3-10 improvement** in the development time
- Designer can focus on functionality : control logic inferred
- Much easier verification : C/C++ testbenches
- A single designer can produce implementations of multiple (and even all) candidates

Bottom Line:

- Manual (RTL) design approach still predominant
- HLS design approach at the experimental stage more research needed

Future Work

- Step-by-step designer's guide, including general strategies for
 - Code refactoring
 - Pragmas insertion
- 2. Multiple examples (AES, SHA-3, CAESAR contests)
- 3. Use for **design space exploration** (folding, unrolling, etc.)
- 4. Experiments with multiple HLS tools
 - automated translation of Vivado HLS pragmas to pragmas of leading academic tools: Bambu, DWARV, LegUp
- 5. Identifying limitations of HLS tools and possible improvements

Possible Future Uses of HLS

Identifying **suboptimal RTL implementations** in Round 3 of the CAESAR Contest

Designing **new building blocks** [e.g., rounds, steps, etc.] **for hardware-friendly block ciphers, hash functions, and authenticated ciphers**

Post-Quantum Cryptography

Early Rounds of Future Contests

Thank you!

Questions?



Comments?

Suggestions?

ATHENa: http://cryptography.gmu.edu/athena CERG: http://cryptography.gmu.edu